

DIGITAL TECHNIQUES

Page _____

DIGITAL ELECTRONICS

LOGIC GATES :-

* Analog signal

1- An Analog signal is a continuous signal that varies over time.

2- It can take any value within a given range.

3- Represented by a sine wave.

4- Example - sound waves and the transmitted by old radios.



* Digital signal

1- A digital signal is a discrete signal that has a finite number of levels.

2- usually represented as binary (0 and 1).

3- it is more resistant to noise.


4- Commonly used in computers, smartphone and other digital devices.



GATES :-


Logic gate is a electronic circuit which have one or more than one input but having only one output and both are digital.

Types of Gate :-




* They all are opposite each other

⊗ Logic Gates



① Buffer Gate




Definition: output will be same as input

Equation: $y = x$

Truth table:

x	y
0	0
1	1

② NOT GATE




Definition: Output will be invert of input

Equation: $y = \bar{x}$

Truth Table:-

x	y
0	1
1	0

③ AND GATE




Definition :- if any input is zero that output equal to zero

$$\text{Equation :- } z = x \cdot y$$

Truth Table

x	y	z
0	0	0
0	1	0
1	0	0
1	1	1

④ NAND GATE



Definition :- if any input is 0 output is 1


$$\text{Equation :- } z = (x \cdot y)'$$

$$z = x' + y'$$

Truth Table:

x	y	z
0	0	1
0	1	1
1	0	1
1	1	0

⑤ OR GATE




Definition :- If any input is one that output is 1

$$\text{Equation :- } z = x + y$$

Truth Table :-

x	y	z
0	0	0
1	0	1
0	1	1
1	1	1

⑥ NOR GATE



Definition :- If any input is 1 then output is zero

$$\text{Equation :- } z = \overline{x + y}$$

Truth Table :-

x	y	z
0	0	1
0	1	0
1	0	0
1	1	0

⑦ XOR GATE




Definition :- If odd no. of input is 1 then output is 1

Equation: $z = x \cdot \bar{y} + \bar{x} \cdot y = x \oplus y$

Truth Table :-

x	y	z
0	0	0
1	0	1
0	1	1
1	1	0

⑧ XNOR GATE



Definition :- If even no. of input is 1 then output is 1

Equation: $(A \cdot B) + (\bar{A} \cdot \bar{B}) = A \odot B$

Truth Table

x	y	z
0	0	1
1	0	0
0	1	0
1	1	1

Equation :-

$$\begin{aligned}
 z &= (x'y + x'y') \\
 &= [(x')' + y'] \cdot [x' + (y')'] \\
 &= x \cdot x' + x \cdot y + x' \cdot y' + y' \cdot y
 \end{aligned}$$

$$1 \longrightarrow [z = x \cdot y + x' \cdot y']$$

$$2 \longrightarrow [z = x \cdot y]$$

Universal Gate :-

A universal gate in digital logic is a type of logic gate that can be used to implement any other type, such as AND, OR, NOT.


There are 2 main types of universal gate

- ① NAND
- ② NOR


$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

(1) NAND GATE AS A UNIVERSAL GATE


i) Not gate using NAND gate :-



ii) AND gate using NAND gate




iii) OR gate using NAND gate



$\bar{A} + \bar{B} = A + B$
DeMorgan's Theorem


NUMBER SYSTEM



Number system	Base	Range
1 → Binary	2	(0, 1) ⇒ 0, 1
2 → Octal	8	(0, 7) ⇒ 0, 1, 2, 3, 4, 5, 6, 7
3 → Decimal	10	(0, 9) ⇒ 0, 1, 2, 3, 4, 5, 6, 7, 8, 9
4 → Hexadecimal	16	(0, 15) ⇒ 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Conversion :-

1) Decimal to Other



1) Binary to Octal

1) Decimal to Binary

(1) 19.35

2	19.35	1
2	9	1
2	4	0
2	2	0
	.1	

→
⇒ 10011

$0.35 \times 2 = 0.70 \Rightarrow 0$
 $0.70 \times 2 = 1.40 \Rightarrow 1$
 $0.40 \times 2 = 0.80 \Rightarrow 0$

$(19.35)_{10} \rightarrow (110011.010)_2$

(2) $(19.7)_{10}$

2	19	1
2	9	1
2	4	0
2	2	0
	1	

⇒ 10011

$0.7 \times 2 = 0.14 = 0$
 $0.14 \times 2 = 0.28 = 0$
 $0.28 \times 2 = 0.56 = 0$

$(19.7)_{10} = (10011.000)_2$

2) Decimal to Octal

(a) 58.5

8	58	2
8	7	7

⇒ 72

$0.58 \times 8 = 4.64$

$(58.5)_{10} = (72.4)_8$

(b) 19.35

8	19.35	3
8	2	2
	0	

$0.35 \times 8 = 2.80 \Rightarrow 2$
 $0.80 \times 8 = 6.40 \Rightarrow 6$

$(19.35)_{10} = (23.26)_8$

3) Decimal to Hexadecimal

① 58.5

16	58	10
16	3	3
	0	

$\Rightarrow 3A$

$0.5 \times 16 = 8$

$(58.5)_{10} = (3A.8)_{16}$

② 19.35

16	19	3
16	1	1
	0	

$\Rightarrow 13$

$0.35 \times 16 = 5.6 = 5$

$(19.35)_{10} = (13.5)_{16}$

Binary
Convert Octal, Decimal and Hexadecimal

1) $(29)_{10} = (?)_{2/8/16}$

(a) $(29)_{10} = (?)_2$

2	29	1
2	14	0
2	7	1
2	3	1
2	1	1
	0	

$\Rightarrow 11101$

$(29)_{10} = (11101)_2$

(b) $(29)_{10} = (?)_8$

8	29	5
8	3	3
	0	

$(29)_{10} = (35)_8$


(c) $(29)_{10} = (?)_{16}$

16	29	13
16	1	1
	0	

$\Rightarrow (1D)_{16}$

$(29)_{10} = (1D)_{16}$

* Binary, Octal and Hexadecimal to Decimal.



1) Binary Convert to Decimal

(a) $(1000)_2 \rightarrow (?)_{10}$

$$\begin{array}{r} 8 & 4 & 2 & 1 \\ 1 & 0 & 0 & 0 \end{array} = (8)_{10}$$

(b) $(111001)_2$

$$\begin{array}{r} 32 & 16 & 8 & 4 & 2 & 1 \\ 1 & 1 & 1 & 0 & 0 & 1 \end{array} =$$

$$32 + 16 + 8 + 1 = (57)_{10}$$

2) Binary Convert to Octal

(1) $(110110)_2$

6 6

$$(110110)_2 = (66)_8$$

(2) $(1011010)_2 = (132)_8$

(3) $(111000101)_2 = (705)_8$

(3) Binary Convert to Hexadecimal

(1) $(00110110)_2$

$$\Rightarrow (36)_{16}$$

(2) $(111000101)_2 = 1125 \Rightarrow (45)_{16}$

(3) $(00100101)_2 = 25 \Rightarrow (19)_{16}$

1.2) Octal to Binary

(1) $(11.523)_8 = (?)_2$

$$(115.23)_{10} \rightarrow (?)_{10} \rightarrow (?)_2$$

$$1 \times 8^2 + 1 \times 8^1 + 5 \times 8^0 \quad \left\{ \begin{array}{l} 2 \times 8^{-1} + 3 \times 8^{-2} \\ 2 + 3 \\ 8 \quad 64 \\ 0.25 + 0.96 \end{array} \right.$$

$$64 + 8 + 5 \Rightarrow 77$$

$$0.25 + 0.96$$

$$\Rightarrow 0.296$$

$$\Rightarrow (77.296)_{10} \rightarrow (100110101)_2$$

2	77	1
2	38	0
2	19	1
2	9	1
	4	1

2	4	0
2	2	0
	1	0

$$\Rightarrow 100110101$$

$$= 0.296 \times 2 = 0.592 \Rightarrow 0$$

$$0.592 \times 2 \Rightarrow 1.184$$

2) Octal to Decimal

① $(1057.06)_8 \rightarrow (\quad)_{10}$

$$1 \times 8^3 + 0 \times 8^2 + 5 \times 8^1 + 7 \times 8^0$$

$$512 + 40 + 7$$

$$\Rightarrow 559$$

$$0 \times (8)^{-1} + 6 \times (8)^{-2}$$

$$\Rightarrow \frac{6}{64} = 0.937$$

$$\Rightarrow (1057.06)_8 = (559.937)_{10}$$

3) Octal to Hexadecimal

① $(651.124)_8 \rightarrow (\quad)_2 \rightarrow (\quad)_{16}$

421	421	421
001	010	100

6 5 1

421	421	421
110	101	001

$$(110101001.001010100)_2 \rightarrow (\quad)_{16}$$

$$(1A9.2A)_{16}$$

1) Hexadecimal to Binary

① $(15)_{16} \rightarrow (\quad)_2$

8421	8421
0001	0101

$$(15)_{16} = (00010101)_2$$

② $(49)_{16} \rightarrow (\quad)_2$

8421	8421
0100	1001

$$(49)_{16} = (01001001)_2$$

③ $(A5C)_{16} \rightarrow (\quad)_2$

8421	6421	8421
1010	0101	1100

$$(A5C)_{16} = (101001011100)_2$$

Important NOTES


*** Conversion :-** Decimal
 $(10)_{10} \rightarrow 8, 16, 2$
शुद्ध No

*** 1) Decimal Convert \Rightarrow 2, 8, 16**
 $(10)_{10} \rightarrow$ B 0 H
 Divided by 2 ✓
 Divided by 8 ✓
 Divided by 16 ✓
 $(Binary)_2 = 10, 8, 16$

*** 2) Binary \Rightarrow 10, 8, 16**
 $(2)_{10} \rightarrow$ D, 0, H
 4 Pair $\Rightarrow 1+2+4+8$
 3 Pair $\Rightarrow 1+2+4+8$
 4 Pair $\Rightarrow 1+2+4+8$ A

*** 3) Octal \Rightarrow 2, 10, 16**
 $(8)_{10}$
 $(Decimal)_{10} = (Binary)_2$
 X 8 with no 0 to 1 than point. -1 and -2
 3 pair per No $\Rightarrow 1 2 4 = (842)_{16}$
 $(Binary)_2$

* 4) Hexadecimal \Rightarrow 2, 8, 10
 (16) B, 0, D



multiply by $\times 16$ according
 to No 2 4 3 2 1 0

point of $\times 16$ — $1 \times 16 \times - 2 \times 16$

Binary Addition

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 0 \text{ with } 1 \text{ carry}$$

$$\begin{array}{r} \textcircled{1} \quad 10111 \\ + 11011 \\ \hline 110010 \end{array}$$

$$\begin{array}{r} \textcircled{2} \quad 1011 \\ + 1010 \\ \hline 11000 \end{array}$$

$$\begin{array}{r} \textcircled{3} \quad 1110 \\ + 1011 \\ \hline 11001 \end{array}$$

$$\begin{array}{r} \textcircled{4} \quad 1010 \\ + 1001 \\ \hline 10011 \end{array}$$

Binary Subtraction

$0 - 0 = 0$

$1 - 0 = 1$

$1 - 1 = 0$

$0 - 1 = 1$ with borrow

1)
$$\begin{array}{r} \textcircled{10} \rightarrow 2 \qquad \qquad \qquad \textcircled{10} \\ 1101 \\ - 1011 \\ \hline 0010 \end{array}$$

2)
$$\begin{array}{r} 1101 \\ - 1011 \\ \hline 0010 \end{array}$$

$0 - 1 = 1$
1 borrow

3)
$$\begin{array}{r} 1100 \\ - 0111 \\ \hline 1101 \end{array}$$

4)
$$\begin{array}{r} 11010 \\ - 01111 \\ \hline 01111 \end{array}$$

Octal

* Decimal Addition :-

$$\begin{array}{r}
 \begin{array}{r}
 \overset{1}{1} \quad \overset{1}{1} \\
 (5 \ 6 \ 7)_8 \Rightarrow (0 \ 7)_8 \\
 + (2 \ 4 \ 3)_8 \\
 \hline
 10 \ 3 \ 2
 \end{array}
 \end{array}$$

$7 + 3 = 10$ $6 + 4 = 10 = 11$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 10} \\
 \underline{8} \\
 2
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 11} \\
 \underline{8} \\
 3
 \end{array}$$

$5 + 2 + 1 = 8$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 8} \\
 \underline{8} \\
 0
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{r}
 \overset{1}{1} \ \overset{1}{1} \ \overset{1}{1} \quad \overset{1}{1} \\
 (3 \ 2 \ 7 \ 5 \ 4)_8 \\
 + (6 \ 6 \ 5 \ 3 \ 7)_8 \\
 \hline
 (1 \ 2 \ 15 \ 13)_8
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 11} \\
 \underline{8} \\
 3
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 9} \\
 \underline{8} \\
 1
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 13} \\
 \underline{8} \\
 5
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 9} \\
 \underline{8} \\
 1
 \end{array}$$

$$\begin{array}{r}
 \overset{1}{8} \overline{) 10} \\
 \underline{8} \\
 2
 \end{array}$$

Octal Subtraction :-

$$10 + 3 = 13 - 4 = 8$$

$$\begin{array}{r} 1) \quad 7 \quad 4 \quad 3 \\ - \quad 5 \quad 6 \quad 4 \\ \hline 1 \quad 5 \quad 7 \end{array}$$

$$\begin{array}{r} 2) \quad 2 \quad 5 \quad 7 \\ - \quad 1 \quad 6 \quad 5 \\ \hline 0 \quad 7 \quad 2 \end{array}$$

Base = 8
Borrow = 8

$$\begin{array}{r} 3) \quad 7 \quad 2 \quad 5 \\ - \quad 4 \quad 6 \quad 1 \\ \hline 2 \quad 4 \quad 4 \end{array}$$

$$\begin{array}{r} 4) \quad 5 \quad 3 \quad 2 \\ - \quad 2 \quad 5 \quad 7 \\ \hline 2 \quad 5 \quad 3 \end{array}$$

$$\begin{array}{r} 5) \quad 10 \quad 0 \quad 0 \\ - \quad 7 \quad 7 \quad 7 \\ \hline 0 \quad 1 \quad 1 \quad 1 \end{array}$$

Hexadecimal Addition :-

1) $(A65)_{16} + (25B)_{16}$

$$\begin{array}{r}
 \\
 A \ 6 \ 5 \\
 + \ 2 \ 5 \ B \\
 \hline
 C \ C \ 0
 \end{array}$$

A	B	C	D	E	F
10	11	12	13	14	15

$$\begin{array}{r}
 1 \\
 16 \overline{) 16} \\
 \underline{16} \\
 0
 \end{array}$$

2)

$$\begin{array}{r}
 A \ 9 \\
 + \ 4 \ 7 \\
 \hline
 F \ 0
 \end{array}$$

$$\begin{array}{r}
 16 \overline{) 16} \\
 \underline{16} \\
 0
 \end{array}$$

3)

$$\begin{array}{r}
 2 \ C \ 3 \\
 5 \ B \ 8 \\
 \hline
 8 \ 7 \ B
 \end{array}$$

$$\begin{array}{r}
 16 \overline{) 23} \\
 \underline{16} \\
 7
 \end{array}$$

4)

$$\begin{array}{r}
 2 \ C \ B \\
 5 \ B \ 8 \\
 \hline
 8 \ 8 \ 3
 \end{array}$$

$$\begin{array}{r}
 16 \overline{) 19} \\
 \underline{16} \\
 3 \\
 16 \overline{) 24} \\
 \underline{16} \\
 8
 \end{array}$$

Hexadecimal subtraction:-

1)
$$\begin{array}{r} 9 A 5 \\ - 8 B 4 \\ \hline 0 F 0 1 \end{array}$$

Base = 16

Borrow = 16

$$\begin{array}{r} \textcircled{1} \\ 16 \overline{) 21} \\ \underline{16} \\ 5 \end{array} \qquad \begin{array}{r} 26 \\ \underline{11} \\ 15 \end{array}$$

2)
$$\begin{array}{r} 9 F 3 \rightarrow 16 \\ - 4 B 7 \\ \hline 5 3 A 0 \end{array}$$

$$\begin{array}{r} 16 \overline{) 18} \\ \underline{16} \\ 2 \end{array} \qquad \begin{array}{r} 16 \\ \underline{10} \\ 6 \end{array}$$

BCD :-

Binary Coded Decimal :-

Base = 10

0 to 9

⇒ 143

↓	↓	↓	↓	↓	↓
8	4	2	1	8	4
0	0	0	1	0	0
1	0	1	0	0	1

⇒ (000101000011)

BCD

Binary Coded Decimal

Grey Code to binary Conversion

1) $\begin{matrix} 1 & 1 & 0 & 1 \\ \nearrow & \nearrow & \nearrow & \\ 1 & 0 & 0 & 1 \end{matrix}$

$\begin{matrix} 1 & 1 & 0 & 1 \\ \nearrow & \nearrow & \nearrow & \\ 1 & 0 & 0 & 1 \end{matrix}$

2) $\begin{matrix} 1 & 1 & 1 & 1 \\ \nearrow & \nearrow & \nearrow & \\ 1 & 0 & 1 & 0 \end{matrix}$

$1 \ 1 \ 1 \ 1$

3) $\begin{matrix} 1 & 0 & 1 & 1 \\ \nearrow & \nearrow & \nearrow & \\ 1 & 1 & 0 & 1 \end{matrix}$

\downarrow
 $10 \ 10$

~~3) $\begin{matrix} 1 & 0 & 1 & 1 \\ \nearrow & \nearrow & \nearrow & \\ 1 & 1 & 0 & 1 \end{matrix}$~~

\leftarrow XOR & e
 $1 + 0 = 1$

3) $\begin{matrix} 1 & 0 & 1 & 1 \\ \downarrow & \nearrow & \nearrow & \\ 1 & 0 & 1 & \end{matrix}$

$0 + 1 = 1$

$1 + 1 = 0$

$0 + 0 = 0$


3) $\begin{matrix} 1 & 0 & 1 & 1 \\ \downarrow & \nearrow & \nearrow & \\ 1 & 1 & 0 & 1 \end{matrix}$

10101102

\Rightarrow $1 \ 1 \ 0 \ 1$

IMPORTANT

- a) $x + 0 = 0$
- b) $x + x' = 1$
- c) $x + x = x$
- d) $x + 1 = 1$
- e) $(x')' = x$ $(x+y) = y+x$
- f) $x(y+z) = xy + xz$
- g) $(x+y)' = x' \cdot y'$
- h) $x + xy = x$
 $\overline{x \cdot y} = \overline{x} + \overline{y}$



- a) $x \cdot 1 = x$
- b) $x \cdot x' = 0$
- c) $x \cdot x = x$
- d) $x \cdot 0 = 0$
- e) $xy = yx$
- f) $x+y = (x+y)(x+z)$
- g) $(x \cdot y)' = x' + y'$
- h) $x(x+y) = x$
- i) $\overline{\overline{xy}} = \overline{x \cdot y}$

1) $x \cdot x + x \cdot z + x \cdot y + y \cdot z$

$x(1+z+y) + yz$

$x \cdot 1 + yz$

$(x + yz)$

2) $x(x' + y)$

$xx' + xy$

$0 + xy$

3) $x'y' + xy + x'y$

$x'y' + y(x+x')$

$x'y' + y \cdot 1$

$x'y' + y$

4) $(x+y)(x+y')$

$x(x+y') + y(x+y')$

$xx + xy' + yx + yy'$

$x + xy' + yx + 0$

$x(y' + y)$

$\Rightarrow x$

19/09/24

Min Term :-

1) 2 Variable

X	Y	Min
0	0	$x' \cdot y'$
0	1	$x' \cdot y$
1	0	$x \cdot y'$
1	1	$x \cdot y$

2) 3 Variable :-


x	y	z	Min
0	0	0	$x' \cdot y' \cdot z'$
0	0	1	$x' \cdot y' \cdot z$
0	1	0	$x' \cdot y \cdot z'$
0	1	1	$x' \cdot y \cdot z$
1	0	0	$x \cdot y' \cdot z'$
1	0	1	$x \cdot y' \cdot z$
1	1	0	$x \cdot y \cdot z'$
1	1	1	$x \cdot y \cdot z$

Max Term :-

1) 2 Variable

$2^n = 2^3 = 8$

X	Y	Max
0	0	$x+y$
0	1	$x+y'$
1	0	$x'+y$
1	1	$x'+y'$



1) Convert SOP to POS expression

$$y = \overline{ABC} + \overline{A}BC + A\overline{B}C + ABC$$

$$= 000 + 010 + 011 + 101 + 111$$

$$y = m_0 + m_2 + m_5 + m_7$$

$$F = \sum (0, 2, 3, 5, 7) \text{ Min Term}$$

$$F = \pi (1, 4, 6) \rightarrow \text{Max Term}$$

001 100 110

POS Expression $y = (A+B+\overline{C})$
 $(\overline{A}+B+C)$
 $(\overline{A}\overline{B}+C)$

K. MAP

Karnaugh map
(कार्नाग)

K-map is a graphical tool used in digital logic design to simplify Boolean expressions.

What is the use of K map?

- 1) Logic circuit simplification
- 2) Cost Effective circuit
- 3) Faster Design process

Boolean expression \Rightarrow circuit design or analyze circuit

Boolean expression is the language to define logic gates and circuits work.

2 Variable:-

$2^n = 2^2 = 4$ $n \Rightarrow$ no of Variable

A \ B	0	1	A \ B	0	1
0	00	01	0	0	1
1	10	11	1	2	3

Type - 1

Type - 2

A \ B	\bar{B}	B
\bar{A}	$\bar{A}\bar{B}$	$\bar{A}B$
A	$A\bar{B}$	AB

Type - 3

- * K map based on three types of Input Values (0, 1, don't care)
- * K map is based on Gray code

3- Variable K-Map

$2^n = 2^3 = 8$

1)

A \ BC	00	01	11	10
0	000	001	011	010
1	100	101	111	110

2)

A \ BC	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
\overline{A}	$\overline{A}\overline{B}\overline{C}$	$\overline{A}\overline{B}C$	$\overline{A}B\overline{C}$	$\overline{A}BC$
A	$A\overline{B}\overline{C}$	$A\overline{B}C$	$AB\overline{C}$	ABC

3)

A \ B	0	1	3	2
0				
1				

4 Variable K-Map

$2^n = 2^4 = 16$

AB \ CD	00	01	11	10
00	0000	0001	0011	0010
01	0100	0101	0111	0110
11	1100	1101	1111	1110
10	1000	1001	1011	1010

AB \ CD	$\overline{B}\overline{C}\overline{D}$	$\overline{B}\overline{C}D$	$\overline{B}C\overline{D}$	$\overline{B}CD$
$\overline{A}\overline{B}$	$\overline{A}\overline{B}\overline{C}\overline{D}$	$\overline{A}\overline{B}\overline{C}D$	$\overline{A}\overline{B}C\overline{D}$	$\overline{A}\overline{B}CD$
$\overline{A}B$	$\overline{A}B\overline{C}\overline{D}$	$\overline{A}B\overline{C}D$	$\overline{A}BC\overline{D}$	$\overline{A}BCD$
$A\overline{B}$	$A\overline{B}\overline{C}\overline{D}$	$A\overline{B}\overline{C}D$	$A\overline{B}C\overline{D}$	$A\overline{B}CD$
AB	$AB\overline{C}\overline{D}$	$AB\overline{C}D$	$ABC\overline{D}$	$ABCD$
$A\overline{B}$	$A\overline{B}C\overline{D}$	$A\overline{B}CD$	$AB\overline{C}\overline{D}$	$AB\overline{C}D$

$+ 8\overline{A} + \overline{B}A + \overline{C}D =$

1) $f(A, B, C) = \sum m(0, 2, 3, 4, 5, 6)$

* $\sum m()$ minterms \rightarrow SOP
When $F=1$, so put 1 in k map

* $\sum M()$ Maxterms \rightarrow POS $\rightarrow F=0$
so put '0' in k map *

Ans 3 variable k map

A \ BC	00	01	11	10
0	1	0	1	1
1	1	1	0	1

$$f = \bar{C} + \bar{A}\bar{B} + AB$$

$$= \bar{BC} + A\bar{B} + \bar{A}B +$$

1) $F = (a, b, c, d)$
 $= \sum (0, 1, 3, 5, 6, 7, 8, 10)$

AB \ CD	00	01	11	10
00	1	1	1	0
01	0	1	1	0
10	0	0	0	1
11	0	0	0	0

$$\bar{A}\bar{B} + B + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{C} + \bar{A}\bar{B}\bar{C}\bar{D}$$

$$\Rightarrow \bar{A}\bar{B} + B + \bar{C}$$

2) $F = (a, b, c, d)$
 $= \Sigma (0, 1, 2, 3, 5, 6, 7, 8, 10)$

AB \ CD	00	01	11	10
00	1	1	1	1
01		1	1	1
11				
10	1			1

~~$F = \overline{AB} + \overline{AD} + C +$~~

~~$a'd + b'd' + abc + a'cd'$~~

$a'd + b'd' + a'bc + a'cd'$

1) $F = (a, b, c, d)$
 $= \Sigma (0, 1, 5, 8, 9, 10, 11, 13)$

AB \ CD	00	01	11	10
00	1	1		
01		1		
11				
10	1	1	1	1

* $a'b'c' + bc'd + ab'd$ *

2) $f(a, b, c, d)$
 $= \Sigma (4, 5, 6, 7, 8, 9, 12, 13)$

	0	1	3	2
4	1	1	1	1
12	1	1		
8	1	1		

$a'b + abc' + ab'c'$

8/10/24

Digital - Techniques

Don't care :-


$f = \Sigma (0, 1, 3, 4, 7, 8, 9)$
 $d = \Sigma (2, 10, 15)$

	0	1	3	2
4	1	1	1	X
12	1		1	
8	1	1		

$a'b + a'c'd + ab'c' + bcd + b'cd'$

*
 2) $f(a, b, c, d) = \sum \epsilon_i (0, 1, 3, 9, 10, 11, 12)$

$d = (2, 7, 14, 15)$



$a'b' + ab'd + acd + acd'$

Combinational Logic Circuit :-

Half Adder :-

* Half Adder :- (2 I/P, 2 O/P) \Rightarrow Adds 2 bits
 MSB bit LSB Bit

X	Y	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$2^2 = 4 = 00 - 3$

Min Term

Sum = $x'y + xy'$
 Carry = xy

Draw a K map for sum

	y'	y
x'	0	1
x	1	0
	2	3

$x'y + xy'$

Draw a K map for carry

	y'	y
x'	0	0
x	0	1
	2	3

$c = xy$


14/04/24

Half Subtractor

for 2 variables = $2^n = 2^2 = 4$


		x-y	
x	y	Subt	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-Map for subtraction




$$Sub = x'y + xy'$$

K-Map for Borrow



$$B = x'y$$

Draw a gate for subtraction and Borrow



draw a inverter in x & input.

Full Subtractor

X	Y	Z	Sub	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$B = x'y'z + x'yz' + x'yz + xyz$$

Decoder :-

- It is a multiple input & multiple output.
- Decoder is a combinational circuit that converts n lines input into 2^n lines of output

• Application of decoders are converting binary code to other code

* Binary to octal

* " " to Hexa

* " " to decimal

X	Y	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


XY	
00	$x'y'$
01	$x'y$
10	$x'y'$
11	xy

2) 3x8 Decoder (m inputs)
($m \leq 2^n$ outputs)
 $n \cdot 2^n \Rightarrow 3 \cdot 2^3 = 3 \times 8$


x	y	z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

	x	y	z	Min Term
D ₀	0	0	0	$x'y'z'$
D ₁	0	0	1	$x'y'z$
D ₂	0	1	0	$x'yz'$
D ₃	0	1	1	$x'yz$
D ₄	1	0	0	$xy'z'$
D ₅	1	0	1	$xy'z$
D ₆	1	1	0	xyz'
D ₇	1	1	1	xyz

3x8 line decoder Logic Diagram:-



Encoder :-




Encoder has N outputs and 2^n fewer inputs. Its operation is exactly reverse of the decoder.

⇒ $2^n \cdot n$

4 line to 2 line Encoder :-

Encoder has 4 inputs and 2 outputs




Truth Table

output		input			
A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

A	B	Eq
0	0	$x'y'$
0	1	xy'
1	0	$x'y$
1	1	xy

$A = D_2 + D_3$

$B = D_1 + D_3$




Multiplexer :-

MUX

Combinational CKI :-




$\text{Select line} = n$
 $\text{i/p line} = 2^n$
 $m = 2^n$
 $\text{o/p line} = 1$



select line $\rightarrow 1$
 $2^1 = 2$

S	Y
0	I ₀
1	I ₁


$Y = S'I_0 + SI_1$



AND OR logic Gate

2) find 4x1 MUX


$\text{i/p} = 4$
 $\text{i/p line} = 2^2 = 4$
 $\text{select line} = 2$
 $m = 2^2 = 4$
 $\text{o/p line} = 1$



step 40

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


$$Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$$



H.W


3) 8 by 1 MUX

$i/p = 8$
 $i/p \text{ line} = 2^n = 2^3 = 8$
 $n = 3$
 select line = 3
 O/P = 1



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

$$S_2' S_1' S_0' I_0 + S_2' S_1' S_0 I_1 + S_2' S_1 S_0' I_2 + S_2' S_1 S_0 I_3 + S_2 S_1' S_0' I_4 + S_2 S_1' S_0 I_5 + S_2 S_1 S_0' I_6 + S_2 S_1 S_0 I_7$$




UNIVERSAL LOGIC

Universal logic gates are specific types of logic gate that can be used to implement any Boolean function without the need for additional gate type.

The two primary universal logic gate are:


- 1) NAND Gate
- 2) NOR Gate

⇒ NAND Gate




A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Sequential Circuits :-



Sequential circuits are digital circuits whose output depends not only the present input but also on the past history.

Latch :- SR Latch using NAND Gate




S	R	output Q_{n+1}	one of the input zero \Rightarrow output =
0	0	1	$1 \cdot \bar{Q} = 0 + \bar{Q}$
0	1	1	$\bar{1} \cdot \bar{Q} = 0 + \bar{Q}$
1	0	1	$\bar{1} \cdot \bar{Q} = 0 + \bar{Q}$
1	1	0	\bar{Q}


S	R	Q_{n+1} (Next state)
0	0	invalid state
0	1	1 Reset
1	0	0 Set
1	1	Hold state \Rightarrow previous value of Q_n

SR Latch $\left[\begin{matrix} Q \\ \bar{Q} \end{matrix} \right]$ same output

An SR latch is fundamental digital circuit that can store a single bit of information.



SR Latch using NOR Gate



0	0	1
0	1	0
1	0	0
1	1	0

one of the input one output is zero 0

S	R	Q(n+1)
0	0	Hold state
0	1	0
1	0	1
1	1	Invalid state

Flip flop

A flip-flop is basic memory element in digital electronics. It is a type of sequential circuit that stores a single bit of binary data (0 or 1).

used for computer and digital system for task like data storage, synchronization, counter.

These are 4 types

1) SR \Rightarrow used for setting and resetting data

2) D \Rightarrow used for storing and transferring data

3) JK flip-flop \Rightarrow

advance version of the SR flip flop includes toggle mode

4) T - flip-flop \Rightarrow used for toggling data between 0 and 1

flip-flop ~~is~~ clock signal


used for making circuits

- 2) Register
- 3) counter
- 4) memory module

Difference

latch	flip-flop
1) clock signal does not require	operates based on clock signal
2) faster	slower
3) simplex design	more complex
4) used in asynchronous circuit	used in synchronous circuit


1) SR flip-flop using NAND



TRUTH TABLE

CLOCK	S	R	Q_{n+1}
0 - Not triggered	X	X	Q_n
1 - Trigger	0	0	Hold
1 - Trigger	0	1	0 - Reset
1 - Trigger	1	0	1 - Set
1 - Trigger	1	1	Invalid

2) SR flip-flop using NOR GATE



TRUTH TABLE

CLK	S	R	Q_{n+1}
X - Not triggered	X	X	Q_n
1 - Trigger	0	0	Hold
1 - Trigger	0	1	0
1 - Trigger	1	0	1
1 - Trigger	1	1	Invalid

NAND OR NOR flip-flop Truth Table, all same



$$Q_{n+1} = \bar{S} + RQ_n$$


Handwritten notes on the left page, including 'Clock signal', 'Does not require clock signal', and 'Simpler design'.

$2^3 = 8$

Characteristics Table of SR

S	R	$Q(n)$	$Q(n+1)$	
0	0	0	0	Hold
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Invalid
1	1	1	X	


SR	$Q(n)$	$Q(n+1)$	Action
00	0	0	Hold
01	0	0	Reset
10	1	1	Set
11	1	1	Invalid



$S + \bar{R}Q = Q_{n+1}$

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



SR	Q_{n+1}
00	Hold
01	0
10	1
11	Invalid

Solve this problem
Toggle


Case 1 $Q_n = 1, Q_{n+1} = 0$
Case 2 $Q_n = 0, Q_{n+1} = 1$

S	R	K	Q_{n+1}
0	0	0	Hold
0	X	0	Reset
1	0	X	Set
1	1	X	Q_n Toggle

Characteristics table

Date _____
Page _____

J	K	Q(n)	Q(n+1)	
0	0	0	0	Hold
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	
1	1	1	0	



$$Q_{n+1} = JQ_n + \bar{K}\bar{Q}_n$$


Excitation table

Qn	Qn+1	J	K
0	0	X	0
0	1	1	X
1	0	X	1
1	1	0	X

Example

Date _____
Page _____

3) D flip-flop



input output

Truth Table


D	Qn+1
0	0
1	1

Characteristics Table

D	Qn	Qn+1
0	0	0
0	1	0
1	0	1
1	1	1

$$Q_{n+1} = D$$

D flip-flop



4) T-Flip-Flop




T	Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

Characteristic Table


T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Table
बोली

$$Q_{n+1} = T \oplus Q_n$$



Synchronous



clk

faster in operation

Complex Design

High Cost


Delay is

Propagation delay is very low

also known as parallel counter

Example: Ring counter, Johnson counter

Asynchronous
Ripple Counter



Slower in operation

Easy

Low Cost

Delay is


Propagation delay is higher

known as serial counter


Ripple Up
Ripple Down

Shift Register

- shift Register are used to implement arithmetic operation.
- Basic flip-flop used in register
D ff




2) PIPO 4 bit



large energy gap ($> 3\text{eV}$)

beta v and C




Insulator

electron cannot jump to the conduction band so no current flow

there is a small energy gap ($\sim 1\text{eV}$) between v and c
Semiconductor

Si, Ge



Conductors

electrons can flow freely making it a good conductor of electricity

